An IIR filter having numerator order M and denominator order N is to be realized using direct form II structure. How much total number of multiplications, additions and memory locations are required respectively ?

This question was previously asked in
ESE Electronics Prelims 2021 Official Paper
View all UPSC IES Papers >
  1. M + N, M + N and M + N
  2. M + N, M + N and maximum of {M, N}
  3. M + N + 1, M + N + 1 and M + N
  4. M + N + 1, M + N and maximum of {M, N}

Answer (Detailed Solution Below)

Option 4 : M + N + 1, M + N and maximum of {M, N}
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
6.5 K Users
20 Questions 40 Marks 24 Mins

Detailed Solution

Download Solution PDF

IIR Systems are represented in four different ways 

1) Direct Form Structures Form I and Form II

2) Cascade Form Structure

3) Parallel Form Structure

4) Lattice and Lattice-Ladder structure.

Direct Form Structures II:

F1 Shubham Ravi 23.12.21 D1

  • Direct form realization of H(z) can be obtained by cascading the realization of H1(z) which is all pole system and H2(z) which is all zero system.
  • Two delay elements of all pole and all zero system can be merged into single delay element.
  • Direct Form II structure has reduced memory requirement of max of {M, N}, as compared to Direct form I structure requirement of M+N+1. Hence it is called canonic form.
  • The direct form II requires same number of multiplications (M+N+1) and additions (M+N) as that of direct form I.

 

Additional Information

Direct Form I Structure:

F1 Shubham Ravi 23.12.21 D2

  • Direct form I realization of H(z) can be obtained by cascading the realization of H1(z) which is all zero system first and then H2(z) which is all pole system.
  • There are M+N-1 unit delay blocks. One unit delay block requires one memory location. Hence direct form structure requires M+N-1 memory locations.
  • Direct Form I realization requires M+N+1 number of multiplications and M+N number of additions and M+N+1 number of memory locations.
Latest UPSC IES Updates

Last updated on Jul 2, 2025

-> ESE Mains 2025 exam date has been released. As per the schedule, UPSC IES Mains exam 2025 will be conducted on August 10. 

-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

More Digital Filters Questions

Get Free Access Now
Hot Links: teen patti party teen patti all games teen patti rules teen patti royal - 3 patti